Name: power management of digital circuits in deep sub-micron cmos technologies (en Inglés)
SKU: 25167464
Price: 1858.65 MXN
Availability: InStock
Author: Henzler, Stephan
ISBN: 9789048172788

portada power management of digital circuits in deep sub-micron cmos technologies (en Inglés)

power management of digital circuits in deep sub-micron cmos technologies (en Inglés)

Formato

Libro Físico

Autor

Stephan Henzler

Editorial

Springer

Año

2010

Idioma

Inglés

N° páginas

186

Encuadernación

Tapa Blanda

Dimensiones

23.4x15.6x1.1 cm

Peso

0.29 kg.

ISBN

9048172780

ISBN13

9789048172788

Categorías

Ingeniería eléctrica
Ingeniería electrónica

power management of digital circuits in deep sub-micron cmos technologies (en Inglés)

Stephan Henzler (Autor) · Springer · Tapa Blanda

Libro Nuevo Importado

Envío: 13 a 18 días háb.

$ 3,379.36$ 1,858.65

-45%

Costos de importación incluídos en el precio ✅

Libro Nuevo

Quedan más de 100 unidades

$ 1,858.65

¡Envío Gratis! Llega entre el 25 Sep y el 05 Oct a CUAUHTÉMOC, Ciudad de México. Seleccionar ubicación

Agregar a lista de deseos

Reseña del libro "power management of digital circuits in deep sub-micron cmos technologies (en Inglés)"

In the deep sub-micron regime, the power consumption has become one of the most important issues for competitive design of digital circuits. Due to dramatically increasing leakage currents, the power consumption does not take advantage of technology scaling as before. State-of-art power reduction techniques like the use of multiple supply and threshold voltages, transistor stack forcing and power gating are discussed with respect to implementation and power saving capability. Focus is given especially on technology dependencies, process variations and technology scaling. Design and implementation issues are discussed with respect to the trade-off between power reduction, performance degradation, and system level constraints. A complete top-down design flow is demonstrated for power gating techniques introducing new design methodologies for the switch sizing task and circuit blocks for data-retention and block activation. The leakage reduction ratio and the minimum power-down time are introduced as figures of merit to describe the power gating technique on system level and give a relation to physical circuit parameters. Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies mainly deals with circuit design but also addresses the interface between circuit and system level design on the one side and between circuit and physical design on the other side.