Name: Automatic Layout Modification: Including Design Reuse of the Alpha CPU in 0.13 Micron Soi Technology (en Inglés)
SKU: 58672271
Price: 1821.25 MXN
Availability: InStock
Author: Reinhardt, Michael
ISBN: 9781475775877

portada Automatic Layout Modification: Including Design Reuse of the Alpha CPU in 0.13 Micron Soi Technology (en Inglés)

Automatic Layout Modification: Including Design Reuse of the Alpha CPU in 0.13 Micron Soi Technology (en Inglés)

Formato

Libro Físico

Autor

Michael Reinhardt

Editorial

Springer

Idioma

Inglés

N° páginas

226

Encuadernación

Tapa Blanda

Dimensiones

23.4x15.6x1.3 cm

Peso

0.34 kg.

ISBN13

9781475775877

Categorías

Manufactura asistida por ordenador (cam)
Ingeniería eléctrica
Electrónica: circuitos y componentes
Diseño asistido por ordenador (cad)

Automatic Layout Modification: Including Design Reuse of the Alpha CPU in 0.13 Micron Soi Technology (en Inglés)

Michael Reinhardt (Autor) · Springer · Tapa Blanda

Libro Nuevo Importado

Envío: 24 a 29 días háb.

$ 3,642.51$ 1,821.25

-50%

Costos de importación incluídos en el precio ✅

Libro Nuevo

Quedan 100 unidades

$ 1,821.25

¡Envío Gratis! Llega entre el 15 Oct y el 23 Oct a CUAUHTÉMOC, Ciudad de México. Seleccionar ubicación

Agregar a lista de deseos

Reseña del libro "Automatic Layout Modification: Including Design Reuse of the Alpha CPU in 0.13 Micron Soi Technology (en Inglés)"

Design reuse techniques have become the subject of books, conferences, and podium discussions over the last few years. However, most discussions focus on higher-level abstraction like RTL descriptions, which can be synthesized. Design reuse is often seen as an add-on to normal design activity, or a special design task that is not an integrated part of the existing design flow. This may all be true for the ASIC world, but not for high-speed, high-performance microprocessors. In the field of high-speed microprocessors, design reuse is an integrated part of the design flow. The method of choice in this demanding field was, and is always, physical design reuse at the layout level. In the past, the practical implementations of this method were linear shrinks and the lambda approach. With the scaling of process technology down to 0.18 micron and below, this approach lost steam and became inefficient. The only viable solution is a method, which is now called Automatic Layout Modification (ALM). It combines compaction, mask manipulation, and correction with powerful capabilities. Automatic Layout Modification, Including design reuse of the Alpha CPU in 0.13 micron SOI technology is a welcome effort to improving some of the practices in chip design today.