¡CELEBREMOS A MÉXICO A LO GRANDE! CON LIBROS Y SUPER DESCUENTOS   Ver más

Enviar a
CUAUHTÉMOC, Ciudad de México
0
  • argentina
  • chile
  • colombia
  • españa
  • méxico
  • perú
  • estados unidos
  • internacional

Selecciona tu país

América

Europa

Resto del mundo

portada Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) and Primetime(r) (en Inglés)
Formato
Libro Físico
Editorial
Idioma
Inglés
N° páginas
284
Encuadernación
Tapa Blanda
Dimensiones
23.4x15.6x1.7 cm
Peso
0.44 kg.
ISBN13
9781461346623

Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) and Primetime(r) (en Inglés)

Himanshu Bhatnagar (Autor) · Springer · Tapa Blanda

Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) and Primetime(r) (en Inglés) - Bhatnagar, Himanshu

Libro Nuevo Importado
Envío: 13 a 18 días háb.
$ 1,865.56$ 839.50
-55%
Costos de importación incluídos en el precio ✅
Libro Nuevo

Quedan más de 100 unidades

$ 839.50
¡Envío Gratis!  Llega entre el 24 Sep y el 02 Oct a CUAUHTÉMOC, Ciudad de México. Seleccionar ubicación

Reseña del libro "Advanced ASIC Chip Synthesis: Using Synopsys(r) Design Compiler(tm) and Primetime(r) (en Inglés)"

Advanced ASIC Chip Synthesis: Using Synopsys(R) Design Compiler(R) and PrimeTime(R) describes the advanced concepts and techniques used for ASIC chip synthesis, formal verification and static timing analysis, using the Synopsys suite of tools. In addition, the entire ASIC design flow methodology targeted for VDSM (Very-Deep-Sub-Micron) technologies is covered in detail. The emphasis of this book is on real-time application of Synopsys tools used to combat various problems seen at VDSM geometries. Readers will be exposed to an effective design methodology for handling complex, sub-micron ASIC designs. Significance is placed on HDL coding styles, synthesis and optimization, dynamic simulation, formal verification, DFT scan insertion, links to layout, and static timing analysis. At each step, problems related to each phase of the design flow are identified, with solutions and work-arounds described in detail. In addition, crucial issues related to layout, which includes clock tree synthesis and back-end integration (links to layout) are also discussed at length. Furthermore, the book contains in-depth discussions on the basics of Synopsys technology libraries and HDL coding styles, targeted towards optimal synthesis solutions. Advanced ASIC Chip Synthesis: Using Synopsys(R) Design Compiler(R) and PrimeTime(R) is intended for anyone who is involved in the ASIC design methodology, starting from RTL synthesis to final tape-out. Target audiences for this book are practicing ASIC design engineers and graduate students undertaking advanced courses in ASIC chip design and DFT techniques. From the Foreword: This book, written by Himanshu Bhatnagar, provides a comprehensive overview of the ASIC design flow targeted for VDSM technologies using the Synopsis suite of tools. It emphasizes the practical issues faced by the semiconductor design engineer in terms of synthesis and the integration offront-end and back-end tools. Traditional design methodologies are challenged and unique solutions are offered to help define the next generation of ASIC design flows. The author provides numerous practical examples derived from real-world situations that will prove valuable to practicing ASIC design engineers as well as to students of advanced VLSI courses in ASIC design'. Dr Dwight W. Decker, Chairman and CEO, Conexant Systems, Inc., (Formerly, Rockwell Semiconductor Systems), Newport Beach, CA, USA.

Opiniones del libro

Preguntas frecuentes sobre el libro

Todos los libros de nuestro catálogo son Originales.
El libro está escrito en Inglés.
La encuadernación de esta edición es Tapa Blanda.

Preguntas y respuestas sobre el libro

¿Tienes una pregunta sobre el libro? Inicia sesión para poder agregar tu propia pregunta.

Opiniones sobre Buscalibre

Ver más opiniones de clientes