Name: Implementation of Variable Size 2d DCT for Image Compression (en Inglés)
Price: 1095.42 MXN
Availability: InStock
Author: Gupta, Neeraj
ISBN: 9786139853342

Envío gratis

portada Implementation of Variable Size 2d DCT for Image Compression (en Inglés)

Formato

Libro Físico

Autor

Neeraj Gupta

Editorial

LAP Lambert Academic Publishing

Idioma

Inglés

N° páginas

Encuadernación

Tapa Blanda

Dimensiones

22.9 x 15.2 x 0.4 cm

Peso

0.11 kg.

ISBN13

9786139853342

Categorías

Ingeniería electrónica

Implementation of Variable Size 2d DCT for Image Compression (en Inglés)

Neeraj Gupta (Autor) · LAP Lambert Academic Publishing · Tapa Blanda

Libro Nuevo

$ 1,095.42

$ 1,991.68

Ahorras: $ 896.25

45% descuento

Envío normal

Origen: Estados Unidos (Costos de importación incluídos en el precio)

Se enviará desde nuestra bodega entre el Lunes 05 de Agosto y el Viernes 16 de Agosto.

Lo recibirás en cualquier lugar de México entre 1 y 3 días hábiles luego del envío.

Reseña del libro "Implementation of Variable Size 2d DCT for Image Compression (en Inglés)"

The discrete cosine transform (DCT) is basically known as compressing mpeg and jpeg images. The basic reason why it is widely used all over is because of its simplicity and easily computed for faster execution. A lot of research is in progress for faster execution of DCT mean while many of algorithms are also developed for compression of video and images. The ancient technique which is being used for limited sizes of images whether it is Chen's technique or Row column decomposition technique. Hardware implementations are difficult and complicated using these codes, have to go through a lengthy and time taking coding scheme. In this work a new and efficient method is proposed using simulink system generator due to which codes are automatically generated and hardware implementation has become easy. This architecture is also useful for different size of images. It supports variable size image. The performance analysis of hardware utilization is effectively carried out.the generated codes are generated in Verilog and hardware utilization is carried out by Fpga virtex 5 xc5vlx110t.